Computer Science and Engineering VLSI Experiments

Schematic Design Of Transistor Level NAND & NOR Gate

  1. To design a 2 input NAND gate using 2 NMOS and 2 PMOS
  2. To design a 2 input NOR gate using 2 NMOS and 2 PMOS